



COMPETENCY STANDARD

FOR

ADVANCED PHYSICAL DESIGN PROGRAM:
RTL TO GDSII

(SEMICONDUCTOR / VLSI SECTOR)

09 August 2026

Skills for Industry Competitiveness and Innovation Program (SICIP)
Finance Division, Ministry of Finance

COPYRIGHT

The Competency Standards for Advanced Physical Design Program: RTL to GDSII serve as a foundational document for the development of curricula, teaching materials, and assessment tools specifically tailored for the Semiconductor/ VLSI sector. This document ensures that training activities align with industry requirements, enabling individuals who successfully meet the established standards through assessment to become qualified professionals in relevant roles within the sector.

Developed under the Skills for Industry Competitiveness and Innovation Program (SICIP), this document addresses the skills requirements critical for Advanced Physical Design Program: RTL to GDSII. It is owned by the Finance Division of the Ministry of Finance of the People's Republic of Bangladesh.

Public and private institutes may use the information contained in this competency standard for training activities benefitting Bangladesh.

Other interested parties must obtain permission from the owner of this document for reproduction of information in any manner in whole or in part of this Skills Standard, in English or other languages.

This document is available at:

Skills for Industry Competitiveness and Innovation Program (SICIP)
Finance Division, Ministry of Finance,
Probashi Kallyan Bhaban (Level-15 & 16)
71-72 Old Elephant Road, Eskaton Garden
Dhaka-1000
Phone: +8802 55138753-55, Fax: +88 02 55138752
Website: <https://sicip.gov.bd/>

INTRODUCTION

The Skills for Industry Competitiveness and Innovation Program (SICIP) has the overall objective of developing a skilled workforce adept at handling new technologies, especially for emerging industries in Bangladesh. It will expand skills training and strengthen the development of the training ecosystem to address the skills requirements of the SICIP-selected industry sectors. The program aims to (i) increase the technology-oriented skilled workforce across emerging and priority sectors, (ii) promote inclusive skilling and upskilling opportunities for women and socially disadvantaged groups, (iii) incentivize industry-university partnerships to nurture innovation capacity and improve industry competitiveness, and (iv) foster skills for climate-resilient manufacturing processes and green technologies. The program is expected to benefit about 220,000 new and existing workers over a 6-year implementation period from 2024-2029.

The SICIP Program has, therefore, taken the initiative to enhance the employability and productivity of trainees by implementing market-responsive and job-focused training programs through public and private training providers. This will require the development of competency standards for each of the occupations/trades which will provide a structured framework in the learning process to guide training providers, ensure consistent training quality, and create an alignment between the skills provided by the training institutes and the needs of the industry.

This competency standard is therefore developed to improve skills following the job roles and skill sets of the occupation and ensure that the required skills are aligned with industry requirements.

The Competency Standard also suggests integration of YouTube or similar digital platforms or downloaded clips into classroom practice to ensure simulated creation of the contents so that learners are exposed to visual demonstrations before classroom instruction or practical session, which aligns with modern learning preference and supports flipped classroom models.

The document details the format, sequencing, wording, and layout of the Competency Standard for an occupation which comprises Units of Competence and its corresponding Elements.

OVERVIEW:

A **Competency Standard** is a written specification of the knowledge, skills, and attitudes required for the performance of a job or occupation or trade corresponding to the standard of performance required in the workplace.

Competency standard:

- provides a consistent and reliable set of components for training, recognizing, and assessing people's skills, and may also have optional support materials.
- enables industry-recognized qualifications to be awarded through direct assessment of workplace competencies
- encourages the development and delivery of flexible training that suits individual and industry requirements
- encourages learning and assessment in a work-related environment which leads to verifiable workplace outcomes.

Competency Standard has been developed by a working group comprised of occupation-specific experts from the industry/institution and relevant consultants of SICIP.

Competency Standards describe the skills, knowledge, and attitude needed to perform effectively in the workplace. Competency Standards acknowledge that people can achieve vocational and technical competency in many ways by emphasizing what the learner can do, not how or where they learned to do it.

With Competency Standards, assessment and training may be conducted at the workplace, at training organization, during regular work, or through work experience, work placement, work simulation or any combination of these.

A Unit of Competency describes a distinct work activity that would normally be undertaken by one person in accordance with industry standards.

Units of Competency are documented in a standard format that comprises:

- Reference to Industry Sector, Occupational Title and Occupational Description
- Unit code
- Unit title
- Unit descriptor
- Elements and performance criteria
- Variables and range statement
- Evidence guides

Together all the parts of a Unit of Competency:

- Describe a work activity
- Guide the assessor in determining whether the candidate is competent.

Identification and validation of units of competency and elements for each occupation were made by experts from various Light Engineering companies in industry consultative workshops.

The ensuing sections of this document comprise a description of the respective occupation with all the key components of a Unit of Competence:

- An overview of all Units of Competence for the occupation and their corresponding duration required for completion of training.
- The Competency Standards that include the Unit of Competency, Unit Descriptor, Elements and Performance Criteria, Range of Variables, Curricular Content Guide, and Assessment Evidence Guide.

Units & Elements at a Glance:
Generic Competencies (08 hrs.)

Code	Unit of Competency	Elements of Competency	Duration (Hours)
SICIP-SCD-APDP-01-G	Apply OHS, ESD and Safe Workplace Practices	1. Identify OHS and ESD requirements 2. Practice safe workstation and EDA lab procedures 3. Follow emergency response procedures	04
SICIP-SCD-APDP-02-G	Apply Workplace Communication and Professional Ethics	1. Interpret workplace communication and etiquette 2. Prepare technical documents 3. Participate in design review and presentation	04
Total Hour			08 Hrs.

Sector Specific Competencies (32 hrs.)

Code	Unit of Competency	Elements of Competency	Duration (Hours)
SICIP-SCD-APDP-01-S	Interpret Semiconductor Industry, CMOS Fundamentals and ASIC Design Flow	1. Describe semiconductor industry and design models 2. Apply CMOS and timing fundamentals 3. Interpret ASIC design flow and design data	16
SICIP-SCD-APDP-02-S	Operate Linux, EDA Tools and Automation Scripts	1. Operate Linux EDA tools 2. Apply shell and TCL scripting 3. Use version control systems 4. Execute automation scripts	16
Total Hour			32 Hrs.

Occupation Specific Competencies (200 hrs.)

Code	Unit of Competency	Elements of Competency	Duration (Hours)
SICIP-SCD-APDP-01-O	Develop Synthesizable RTL using Verilog/System Verilog	1. Implement combinational logic. 2. Implement sequential and FSM designs. 3. Apply RTL coding guidelines. 4. Prepare testbench and simulation setup. 5. Run simulation and debug waveforms. 6. Validate RTL functionality.	32
SICIP-SCD-APDP-02-O	Perform Logic Synthesis and Timing Analysis	1. Execute logic synthesis flow. 2. Create and debug timing constraints. 3. Optimize and analyze QoR. 4. Analyze timing fundamentals. 5. Perform static timing analysis (STA). 6. Apply timing closure techniques.	36
SICIP-SCD-APDP-03-O	Carry out Physical Design Implementation	1. Perform floor planning and power planning. 2. Perform placement and congestion analysis. 3. Perform clock tree synthesis (CTS). 4. Perform routing and physical optimization. 5. Perform extraction and parasitic analysis. 6. Prepare final GDSII database.	52
SICIP-SCD-APDP-04-O	Perform Physical Verification and Signoff	1. Perform DRC and LVS verification. 2. Perform signoff checks. 3. Analyze power components. 4. Analyze signal integrity and reliability. 5. Review signoff results.	24
SICIP-SCD-APDP-05-O	Execute Advanced Design and Verification Techniques	1. Apply low-power design techniques. 2. Apply DFT and ATPG concepts. 3. Apply formal verification and assertion basics.	24

		4. Perform LEC and formal debug. 5. Apply advanced flow optimization concepts. 6. Interpret HLS fundamentals.	
SICIP-SCD-APDP-06-O	Perform RTL-to-GDSII Physical Design Project	1. Plan RTL-to-GDSII implementation. 2. Execute the complete physical design flow. 3. Validate design quality and signoff results. 4. Prepare project documentation and deliverables. 5. Present and defend design work.	32
Total Hour			200 Hrs.

COMPETENCY STANDARD: ADVANCED PHYSICAL DESIGN PROGRAM: RTL TO GDSII

The Generic Competencies

Unit of Competency: APPLY OHS, ESD AND SAFE WORKPLACE PRACTICES	Nominal Duration: 04 hrs.	Unit Code: SICIP-SCD-APDP-01-G
Unit Descriptor: This unit covers the knowledge, skills and attitudes required to apply OHS, ESD and Safe Workplace Practices. It specifically includes the tasks of identifying OHS and ESD requirements, practicing safe workstation and EDA lab procedures and following emergency response procedures.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Identify OHS and ESD requirements	1.1 <u>Workplace OHS and ESD requirements</u> are identified according to organizational procedures. 1.2 <u>Hazards</u> associated with semiconductor and EDA laboratory environments are recognized. 1.3 <u>Personal protective equipment (PPE) and ESD protection devices</u> are identified and used appropriately. 1.4 ESD control measures are applied to protect electronic components and equipment. 1.5 <u>Workplace safety signs, symbols, and instructions</u> are interpreted correctly.
2. Practice safe workstation and EDA lab procedures	2.1 <u>Workstations</u> are prepared according to OHS and ESD requirements. 2.2 <u>EDA tools, computers, and laboratory equipment</u> are operated following safe work procedures. 2.3 <u>Cables, electrical equipment, and work areas</u> are maintained to prevent workplace hazards. 2.4 Good housekeeping practices are maintained to ensure a safe working environment. 2.5 Workplace incidents, hazards, and unsafe conditions are identified and reported promptly.
3. Follow emergency response procedures	3.1 <u>Emergency procedures</u> are identified according to workplace requirements. 3.2 Emergency exits, assembly points, and safety equipment are located and accessed correctly. 3.3 Appropriate actions are taken during electrical, fire, or other workplace emergencies. 3.4 Incidents and accidents are reported according to organizational procedures.

	3.5 <u>Emergency response activities</u> are carried out in accordance with workplace safety requirements.
--	---

Range of Variables

Variable	Range May include but not limited to:
1. Workplace OHS and ESD requirements	1.1 OHS Policies 1.2 ESD Procedures 1.3 Workplace Rules 1.4 Safe Work Practices 1.5 Emergency Procedures 1.6 Risk Assessment
2. Hazards	2.1 Electrostatic Discharge (ESD) 2.2 Electrical Hazards 2.3 Fire Hazards 2.4 Chemical Hazards 2.5 Trip and Slip Hazards 2.6 Equipment Hazards
3. Personal protective equipment (PPE) and ESD protection devices	3.1 ESD Wrist Strap 3.2 ESD Shoes 3.3 ESD Mat 3.4 Safety Glasses 3.5 Protective Gloves 3.6 Lab Coat
4. Workplace safety signs, symbols, and instructions	4.1 Warning Signs 4.2 Mandatory Signs 4.3 Prohibition Signs 4.4 Emergency Exit Signs 4.5 Fire Safety Signs 4.6 Hazard Symbols
5. Workstations	5.1 ESD Workstation 5.2 Computer Workstation 5.3 Design Workbench 5.4 Laboratory Bench 5.5 Test Workstation 5.6 Simulation Workstation
6. EDA tools, computers, and laboratory equipment	6.1 EDA Software 6.2 Workstation Computer 6.3 Server 6.4 Oscilloscope 6.5 Digital Multimeter 6.6 Power Supply
7. Cables, electrical equipment, and work areas	7.1 Power Cables 7.2 Network Cables 7.3 Extension Cords 7.4 Electrical Outlets

	7.5 Work Benches 7.6 Cable Management
8. Emergency procedures	8.1 Fire Emergency 8.2 Electrical Emergency 8.3 Medical Emergency 8.4 Evacuation Procedure 8.5 First Aid Procedure 8.6 Incident Reporting Procedure
9. Emergency response activities	9.1 Evacuation 9.2 First Aid 9.3 Firefighting 9.4 Hazard Isolation 9.5 Emergency Notification 9.6 Incident Documentation

Curricular Content Guide:

1. Underpinning Knowledge	1.1 Principles of Occupational Health and Safety (OHS) and Electrostatic Discharge (ESD) protection. 1.2 Common hazards in semiconductor fabrication, EDA laboratories, and electronic work environments. 1.3 Proper use of Personal Protective Equipment (PPE) and ESD protection devices. 1.4 ESD control methods and safe handling of electronic components. 1.5 Safe operation of computers, EDA tools, electrical equipment, and laboratory workstations. 1.6 Workplace housekeeping practices and electrical safety requirements. 1.7 Emergency procedures, including fire safety, electrical hazards, evacuation routes. 1.8 Interpretation of workplace safety signs, symbols, and organizational safety policies and procedures.
2. Underpinning Skills	2.1 Applying workplace OHS and ESD requirements in semiconductor and EDA laboratory environments 2.2 Interpreting workplace safety signs, symbols, and safety instructions 2.3 Preparing and maintaining safe workstations and EDA laboratory environments 2.4 Operating EDA tools, computers, and laboratory equipment safely 2.5 Applying good housekeeping practices to maintain a hazard-free workplace 2.6 Following emergency response procedures for electrical, fire, and workplace emergencies
3. Underpinning Attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities

	3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, sub-ordinates and seniors in the workplace
4. Resource Implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning/operational manual 4.3 PPEs 4.4 Firefighting equipment 4.5 Emergency response manual 4.6 Emergency Systems (Fire alarms, emergency exits, etc.) 4.7 First aid kits

Assessment Evidence Guide:

1. Critical Aspects of Competency	Assessment required evidence that the candidate: 1.1 identified OHS and ESD requirements 1.2 practiced safe workstation and EDA lab procedures 1.3 followed emergency response procedures
2. Methods of Assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral question 2.4 Portfolio (optional)
3. Context of Assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training 3.2 Assessment should be done by a certified assessor or occupation-specific industry expert.

Unit of Competency: APPLY WORKPLACE COMMUNICATION AND PROFESSIONAL ETHICS	Nominal Duration: 04 hrs.	Unit Code: SICIP-SCD-APDP-02-G
Unit Descriptor: This unit covers the knowledge, skills and attitudes required to apply workplace communication and professional ethics. It specifically includes the tasks of interpreting workplace communication and etiquette, preparing technical documents and participating in design review and presentation.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Interpret workplace communication and etiquette	1.1 <u>Workplace communication methods</u> and organizational protocols are identified. 1.2 <u>Professional etiquette</u> is demonstrated during workplace interactions. 1.3 Technical information and work instructions are interpreted accurately. 1.4 <u>Verbal and written communication</u> is conducted clearly and professionally. 1.5 Team communication and collaboration are maintained according to workplace requirements.
2. Prepare technical documents	2.1 <u>Technical information</u> is collected and organized according to project requirements. 2.2 Design notes, reports, and technical documents are prepared using standard formats. 2.3 <u>Technical terminology and documentation standards</u> are applied correctly. 2.4 Documents are reviewed for accuracy, completeness, and consistency. 2.5 Final documents are submitted according to organizational procedures.
3. Participate in design review and presentation	3.1 <u>Design data and supporting materials</u> are prepared for review meetings. 3.2 Design concepts and technical information are presented clearly to stakeholders. 3.3 Feedback and review comments are recorded and analyzed. 3.4 <u>Design modifications</u> are incorporated based on review outcomes. 3.5 Professional communication and teamwork are demonstrated throughout the review and presentation process.

Range of Variables

Variable	Range May Include but not limited to:
1. Workplace communication methods	1.1 Face-to-Face Communication 1.2 Email 1.3 Phone Calls 1.4 Video Conferencing 1.5 Instant Messaging
2. Professional etiquette	2.1 Respectful Behaviour 2.2 Professional Language 2.3 Punctuality 2.4 Active Listening 2.5 Appropriate Dress Code 2.6 Workplace Ethics
3. Verbal and written communication	3.1 Meetings 3.2 Emails 3.3 Reports 3.4 Presentations 3.5 Memos 3.6 Technical Documentation
4. Technical information	4.1 Design Specifications 4.2 Project Requirements 4.3 Technical Drawings 4.4 Test Results 4.5 Design Data 4.6 Reference Documents
5. Technical terminology and documentation standards	5.1 Technical Terms 5.2 Industry Standards 5.3 Naming Conventions 5.4 Document Templates 5.5 File Formats 5.6 Documentation Guidelines
6. Design data and supporting materials	6.1 Design Drawings 6.2 Schematics 6.3 Presentation Slides 6.4 Technical Reports 6.5 Simulation Results 6.6 Design Specifications
7. Design modifications	7.1 Design Updates 7.2 Specification Changes 7.3 Layout Revisions 7.4 Documentation Updates 7.5 Error Corrections 7.6 Improvement Actions

Curricular Content Guide:

1. Underpinning Knowledge	1.1 Principles of workplace communication, professional etiquette, and organizational communication protocols. 1.2 Methods for interpreting technical information, work instructions, and engineering documentation. 1.3 Standards and formats for preparing technical reports, design notes, and project documentation. 1.4 Use of technical terminology, documentation conventions, and version control practices. 1.5 Principles of effective presentation, technical discussion, and design review processes. 1.6 Methods for receiving, incorporating technical feedback into design improvements. 1.7 Teamwork, collaboration, and professional communication practices in engineering.
2. Underpinning Skills	2.1 Applying professional workplace communication and organizational etiquette 2.2 Collaborating with team members to support design and project activities 2.3 Preparing technical documents, reports, and design notes using standard formats 2.4 Applying technical terminology and documentation standards correctly 2.5 Reviewing technical documents for accuracy, completeness, and consistency 2.6 Presenting design concepts and technical information clearly during review meetings 2.7 Incorporating feedback to improve design quality and project outcomes
3. Underpinning Attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, sub-ordinates and seniors in the workplace
4. Resource Implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Work books 4.3 Learning manuals 4.4 Technical documents

Assessment Evidence Guide:

1. Critical Aspects of Competency	Assessment required evidence that the candidate: 1.1 interpreted workplace communication and etiquette 1.2 prepared technical documents 1.3 participated in design review and presentation
2. Methods of Assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (Optional)
3. Context of Assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training 3.2 Assessment should be done by a certified assessor or occupation-specific industry expert

Sector Specific Competencies

Unit of Competency: INTERPRET SEMICONDUCTOR INDUSTRY, CMOS FUNDAMENTALS AND ASIC DESIGN FLOW	Nominal Duration: 16 hrs.	Unit Code: SICIP-SCD-APDP-01-S
Unit Descriptor: This unit covers the skills, knowledge and attitudes required to interpret semiconductor industry, CMOS fundamentals and ASIC design flow. It specifically includes the tasks of describing semiconductor industry and design models, applying CMOS and timing fundamentals and interpreting ASIC design flow and design data,		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Describe semiconductor industry and design models	1.1 <u>Semiconductor industry structure and application areas</u> are identified. 1.2 Semiconductor design, fabrication, packaging, and testing processes are described. 1.3 <u>Design models</u> are distinguished according to application requirements. 1.4 Front-end and back-end VLSI design processes are explained. 1.5 Semiconductor industry standards, roles, and career pathways are identified.
2. Apply CMOS and timing fundamentals	2.1 <u>CMOS technology and logic gate operations</u> are explained. 2.2 <u>Basic timing concepts</u> and propagation delay are interpreted. 2.3 <u>Timing parameters</u> are analyzed according to digital circuit requirements. 2.4 <u>CMOS design principles</u> are applied to simple digital circuits. 2.5 Timing behavior is verified using simulation results and timing reports.
3. Interpret ASIC design flow and design data	3.1 <u>ASIC design flow</u> is interpreted from RTL to GDSII. 3.2 Design files, libraries, and technology data are identified according to project requirements. 3.3 Design constraints and timing requirements are interpreted before implementation. 3.4 <u>EDA tools and design environments</u> used in the ASIC flow are identified.

	3.5 Design reports and output data are reviewed to verify implementation status and quality.
--	--

Range of Variables

Variable	Range May include but not limited to:
1. Semiconductor industry structure and application areas	1.1 IC Design 1.2 Wafer Fabrication 1.3 Assembly and Packaging 1.4 Testing 1.5 Consumer Electronics 1.6 Automotive and Industrial Applications
2. Design models	2.1 ASIC 2.2 FPGA 2.3 SoC 2.4 Microcontroller (MCU) 2.5 System-in-Package (SiP) 2.6 Application-Specific Standard Product (ASSP)
3. CMOS technology and logic gate operations	3.1 CMOS Technology 3.2 NOT Gate 3.3 AND Gate 3.4 OR Gate 3.5 NAND Gate 3.6 NOR Gate
4. Basic timing concepts	4.1 Clock Signal 4.2 Setup Time 4.3 Hold Time 4.4 Propagation Delay 4.5 Clock Skew 4.6 Clock Jitter
5. Timing parameters	5.1 Setup Time 5.2 Hold Time 5.3 Clock Period 5.4 Propagation Delay 5.5 Clock-to-Q Delay 5.6 Slack
6. CMOS design principles	6.1 CMOS Inverter 6.2 Pull-Up Network (PUN) 6.3 Pull-Down Network (PDN) 6.4 Power Consumption 6.5 Noise Margin 6.6 Fan-In/Fan-Out
7. ASIC design flow	7.1 RTL Design 7.2 Functional Verification 7.3 Logic Synthesis 7.4 Physical Design

	7.5 Static Timing Analysis (STA)
	7.6 GDSII Generation
8. EDA tools and design environments	8.1 Cadence Innovus 8.2 Cadence Genus 8.3 Synopsys Design Compiler 8.4 Synopsys PrimeTime 8.5 Siemens Questa 8.6 Synopsys VCS

Curricular Content Guide

1. Underpinning Knowledge	1.1 Semiconductor industry structure, manufacturing processes, application areas, and career opportunities. 1.2 Fundamentals of semiconductor design, fabrication, packaging, testing, and design business models (Fabless, Foundry, IDM). 1.3 CMOS technology, digital logic gates, and basic digital circuit design principles. 1.4 Timing concepts and timing analysis. 1.5 Complete ASIC design flow from RTL to GDSII and back-end implementation stages. 1.6 Design files, standard cell libraries, technology libraries, design constraints, and timing requirements. 1.7 Functions and applications of Electronic Design Automation (EDA) tools in ASIC physical design.
2. Underpinning Skills	2.1 Applying knowledge of semiconductor industry structure, processes, and career pathways 2.2 Applying CMOS technology and digital logic design fundamentals 2.3 Applying CMOS design principles to basic digital circuits 2.4 Interpreting the ASIC design flow from RTL to GDSII 2.5 Identifying design files, technology libraries, constraints, and EDA tools 2.6 Analyzing design reports, timing data, and simulation results for verification 2.7 Using ASIC design data to support implementation and quality assurance
3 Underpinning Attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincere and honest to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace

	3.8 Communication with peers, subordinates and seniors in the workplace
4 Resource Implications	4.1 Workplace (simulated or actual) 4.2 Projector 4.3 Stationery 4.4 Learning manual

Assessment Evidence Guide

1. Critical Aspects of Competency	Assessment required evidence that the candidate: 1.1 described semiconductor industry and design models 1.2 applied CMOS and timing fundamentals 1.3 interpreted ASIC design flow and design data
2 Methods of Assessment	Competency should be assessed by: 2.1 Written test 2.2 Practical Demonstration 2.3 Oral Questioning 2.4 Portfolio (Optional)
3 Context of Assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: OPERATE LINUX, EDA TOOLS AND AUTOMATION SCRIPTS	Nominal Duration: 16 hrs.	Unit Code: SICIP-SCD-APDP-02-S
Unit Descriptor: This unit covers the knowledge, skills and attitudes required to Operate LINUX, EDA tools and automation scripts. It specifically includes the tasks of operate Linux EDA tools, applying shell and TCL scripting, using version control systems and executing automation scripts.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Operate Linux EDA tools	1.1 <u>Linux operating system</u> is used to manage files, directories, and project data. 1.2 Linux commands are executed to perform development and administration tasks. 1.3 <u>EDA tools</u> are launched and configured according to project requirements. 1.4 Design files and project directories are managed within the EDA environment. 1.5 <u>Tool execution and output logs</u> are reviewed to verify successful operation.
2. Apply shell and TCL scripting	2.1 <u>Shell scripts</u> are created to automate routine Linux tasks. 2.2 <u>TCL scripts</u> are developed to automate EDA tool operations. 2.3 Script variables, procedures, and control statements are applied according to task requirements. 2.4 Scripts are executed and tested to verify expected results. 2.5 <u>Script errors</u> are identified and corrected through debugging.
3. Use version control systems	3.1 <u>Version control repositories</u> are created and configured for design projects. 3.2 Design files and scripts are managed using version control commands. 3.3 Changes are committed and documented using <u>appropriate commit messages</u> . 3.4 Branches are created, merged, and synchronized according to project requirements. 3.5 Project versions are maintained to support collaboration and design tracking.
4. Execute automation scripts	4.1 <u>Automation scripts</u> are executed according to project requirements. 4.2 Script inputs and execution parameters are configured correctly.

	4.3 Automated tasks are monitored using execution logs and reports.
	4.4 <u>Script execution errors</u> are identified and resolved.
	4.5 Automation results are verified to ensure successful completion of design tasks.

Range of Variables

Variable	Range
	May include but not limited to:
1. Linux operating system	1.1 Ubuntu 1.2 Red Hat Enterprise Linux (RHEL) 1.3 CentOS 1.4 Rocky Linux 1.5 Oracle Linux 1.6 SUSE Linux
2. EDA tools	2.1 Cadence Innovus 2.2 Cadence Genus 2.3 Synopsys Design Compiler 2.4 Synopsys PrimeTime 2.5 Siemens Questa 2.6 Synopsys VCS
3. Tool execution and output logs	3.1 Compilation Logs 3.2 Simulation Logs 3.3 Synthesis Logs 3.4 Timing Reports 3.5 Error Logs 3.6 Warning Logs
4. Shell scripts	4.1 Bash Scripts 4.2 File Management Scripts 4.3 Backup Scripts 4.4 Build Scripts 4.5 Automation Scripts 4.6 Execution Scripts
5. TCL scripts	5.1 Tool Setup Scripts 5.2 Synthesis Scripts 5.3 Simulation Scripts 5.4 Physical Design Scripts 5.5 Timing Analysis Scripts 5.6 Automation Scripts
6. Script errors	6.1 Syntax Errors 6.2 Runtime Errors 6.3 Logic Errors 6.4 Debug Messages 6.5 Error Logs 6.6 Code Correction
7. Version control repositories	7.1 Git Repository

	7.2 GitHub Repository 7.3 GitLab Repository 7.4 Bitbucket Repository 7.5 Local Repository 7.6 Remote Repository
8. Appropriate commit messages	8.1 Initial Commit 8.2 Feature Update 8.3 Bug Fix 8.4 Code Refactoring 8.5 Documentation Update 8.6 Version Release
9. Automation scripts	9.1 Shell Scripts 9.2 TCL Scripts 9.3 Python Scripts 9.4 Build Scripts 9.5 Flow Automation Scripts 9.6 Batch Scripts
10. Script execution errors	10.1 Syntax Errors 10.2 Runtime Errors 10.3 Configuration Errors 10.4 File Access Errors 10.5 Tool Execution Errors 10.6 Logic Errors

Curricular Content Guide

1. Underpinning knowledge	1.1 Fundamentals of the Linux operating system, file system structure, and command-line operations. 1.2 Linux file, directory, user, and permission management for EDA project environments. 1.3 Principles of Electronic Design Automation (EDA) tool setup, configuration, and project management. 1.4 Fundamentals of Shell scripting and TCL scripting, including variables, procedures, and control structures. 1.5 Techniques for script execution, testing, debugging, and automation of repetitive EDA tasks. 1.6 Principles of version control systems and commit practices. 1.7 Methods for executing automation scripts, configuring parameters.
2. Underpinning skills	2.1 Operating Linux environments to manage project files and EDA workflows 2.2 Using Linux commands for development, administration, and project management 2.3 Configuring and operating EDA tools according to project requirements

	2.4 Applying Shell and TCL scripting to automate design and system tasks 2.5 Developing, testing, and debugging automation scripts for EDA operations 2.6 Maintaining project versions through commits, branches, and collaboration practices 2.7 Executing, monitoring, and verifying automation scripts to ensure successful design operations
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, sub-ordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning manual 4.3 EDA tools 4.4 Project files

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 operated Linux EDA tools 1.2 applied shell and TCL scripting 1.3 used version control systems 1.4 executed automation scripts
2. Methods of assessment	Methods of assessment may include but is not limited to: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (Optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Occupation-specific Competencies

Unit of Competency: DEVELOP SYNTHESIZABLE RTL USING VERILOG/SYSTEM VERILOG	Nominal Duration: 32 hrs.	Unit Code: SICIP-SCD-APDP-01-O
Unit Descriptor: This unit covers the knowledge, skills and attitudes required to develop synthesizable RTL using Verilog/system Verilog. It specifically includes the tasks of implementing combinational logic, implementing sequential and FSM designs, applying RTL coding guidelines, preparing testbench and simulation setup, running simulation and debug waveforms and validating RTL functionality.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Implement combinational logic.	1.1 <u>Combinational logic requirements</u> are analyzed from the design specification. 1.2 <u>Verilog/SystemVerilog modules</u> are developed using synthesizable coding constructs. 1.3 Logic operators, conditional statements, and continuous assignments are applied. 1.4 RTL code is compiled and checked for syntax errors. 1.5 <u>Functional simulation</u> is performed to verify combinational logic behavior.
2. Implement sequential and FSM designs.	2.1 <u>Sequential logic and FSM requirements</u> are interpreted from the design specification. 2.2 Registers, counters, and flip-flops are implemented using <u>synthesizable RTL code</u> . 2.3 FSM states, transitions, and output logic are developed according to design requirements. 2.4 <u>Clock and reset logic</u> are implemented following RTL design practices. 2.5 Sequential circuits are simulated to verify correct functionality.
3. Apply RTL coding guidelines.	3.1 RTL code is written following <u>synthesizable coding standards</u> . 3.2 Meaningful module names, signals, and comments are applied for readability. 3.3 <u>Coding practices</u> are applied to avoid latches, race conditions, and synthesis issues. 3.4 RTL code is reviewed for quality, consistency, and maintainability. 3.5 Coding guideline violations are identified and corrected.

4. Prepare testbench and simulation setup.	4.1 <u>Testbench</u> is developed according to design requirements. 4.2 Test vectors and input stimulus are prepared for functional verification. 4.3 <u>Simulation environment</u> is configured using appropriate EDA tools. 4.4 Design and testbench files are compiled before simulation. 4.5 Simulation setup is verified to ensure correct execution.
5. Run simulation and debug waveforms.	5.1 RTL simulation is executed using appropriate <u>RTL simulation tools</u>. 5.2 Simulation waveforms are analyzed to verify signal behavior. 5.3 <u>Functional errors</u> are identified through waveform analysis. 5.4 RTL code is modified to resolve simulation issues. 5.5 Simulation results are verified against design specifications.
6. Validate RTL functionality.	6.1 <u>RTL functionality</u> is verified against the design specification. 6.2 Functional outputs are compared with expected results. 6.3 Verification results are documented and reviewed. 6.4 Identified functional issues are corrected before design completion. 6.5 <u>Validated RTL design</u> is prepared for synthesis.

Range of Variables

Variable	Range May include but not limited to:
1. Combinational logic requirements	1.1 Logic Gates 1.2 Multiplexers 1.3 Decoders 1.4 Encoders 1.5 Comparators 1.6 Arithmetic Logic Units (ALUs)
2. Verilog/SystemVerilog modules	2.1 Module 2.2 Input/Output Ports 2.3 Wire 2.4 Assign Statement 2.5 Always_comb Block 2.6 Parameter
3. Functional simulation	3.1 Testbench 3.2 Waveforms 3.3 Simulation Results 3.4 Input Stimuli 3.5 Output Verification 3.6 Simulation Logs

4. Sequential logic and FSM requirements	4.1 Registers 4.2 Counters 4.3 Flip-Flops 4.4 Finite State Machines (FSM) 4.5 Shift Registers 4.6 Control Logic
5. Synthesizable RTL code	5.1 D Flip-Flop 5.2 Register 5.3 Counter 5.4 Shift Register 5.5 Always_ff Block 5.6 Non-Blocking Assignment (<=)
6. Clock and reset logic	6.1 Clock Signal 6.2 Synchronous Reset 6.3 Asynchronous Reset 6.4 Clock Enable 6.5 Rising Edge Trigger 6.6 Falling Edge Trigger
7. Synthesizable coding standards	7.1 Verilog Coding Standards 7.2 SystemVerilog Coding Standards 7.3 Synthesizable Constructs 7.4 RTL Coding Rules 7.5 Naming Conventions 7.6 Coding Templates
8. Coding practices	8.1 Avoid Latches 8.2 Avoid Race Conditions 8.3 Non-Blocking Assignments 8.4 Blocking Assignments 8.5 Reset Logic 8.6 Clocked Processes
9. Testbench	9.1 Testbench Module 9.2 DUT (Design Under Test) 9.3 Clock Generator 9.4 Reset Generator 9.5 Stimulus Generator 9.6 Monitor
10. Simulation environment	10.1 Synopsys VCS 10.2 Siemens Questa 10.3 Cadence Xcelium 10.4 Simulation Libraries 10.5 Simulation Scripts 10.6 Project Workspace
11. RTL simulation tools	11.1 Synopsys VCS 11.2 Siemens Questa 11.3 Cadence Xcelium 11.4 Verilator 11.5 ModelSim

	11.6 Vivado Simulator
12. Functional errors	12.1 Logic Errors 12.2 Timing Errors 12.3 State Transition Errors 12.4 Reset Errors 12.5 Output Mismatch 12.6 Assertion Failures
13. RTL functionality	13.1 RTL Specification 13.2 Functional Requirements 13.3 Design Behavior 13.4 Input/Output Logic 13.5 State Machines 13.6 Control Logic
14. Validated RTL design	14.1 Synthesizable RTL 14.2 RTL Source Files 14.3 Constraint Files 14.4 Design Documentation 14.5 Verified Netlist 14.6 Synthesis-Ready Design

Curricular Content Guide

1. Underpinning knowledge	1.1 Fundamentals of digital logic design and finite state machines (FSMs). 1.2 RTL design principles. 1.3 RTL coding guidelines, naming conventions, and best practices. 1.4 Principles of clocking, reset design, registers, counters, and FSM implementation. 1.5 Testbench development, stimulus generation, and functional simulation concepts. 1.6 Use of RTL simulation tools. 1.7 Interpretation of simulation results, verification against design specifications.
2. Underpinning skills	2.1 Applying RTL design principles to implement combinational, sequential, and FSM circuits 2.2 Developing synthesizable Verilog/SystemVerilog code following coding standards 2.3 Applying RTL coding guidelines to improve readability, quality, and maintainability 2.4 Preparing testbenches, test vectors, and simulation environments for functional verification 2.5 Validating RTL functionality against design specifications and expected outputs 2.6 Preparing verified RTL designs for synthesis and subsequent implementation stages
3. Underpinning attitudes	3.1 Commitment to occupational health and safety

	3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, sub-ordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning materials 4.3 Tools & equipment 4.4 Job specifications and work instructions

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 implemented combinational logic. 1.2 implemented sequential and FSM designs. 1.3 applied RTL coding guidelines. 1.4 prepared testbench and simulation setup. 1.5 run simulation and debug waveforms. 1.6 validated RTL functionality.
2. Methods of assessment	Methods of assessment should include: 2.1 Written Test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/ training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: PERFORM LOGIC SYNTHESIS AND TIMING ANALYSIS	Nominal Duration: 36 hrs.	Unit Code: SICIP-SCD-APDP-02-O
Unit Descriptor: This unit of competency covers the knowledge, skills and attitudes required to perform logic synthesis and timing analysis. It specifically includes the tasks of executing logic synthesis flow, creating and debugging timing constraints, optimizing and analyzing QoR, analyzing timing fundamentals, performing static timing analysis (STA) and applying timing closure techniques.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Execute logic synthesis flow.	1.1 <u>RTL design and technology libraries</u> are prepared for synthesis. 1.2 Synthesis constraints and input files are configured according to design requirements. 1.3 Logic synthesis is executed using the appropriate EDA tool. 1.4 Synthesis reports and generated netlists are reviewed for correctness. 1.5 <u>Synthesis issues</u> are identified and corrected before implementation.
2. Create and debug timing constraints.	2.1 <u>Timing constraints</u> are created according to design specifications. 2.2 Clock definitions, input delays, and output delays are applied correctly. 2.3 Timing constraint files are verified for completeness and accuracy. 2.4 <u>Constraint violations and errors</u> are identified through timing reports. 2.5 Timing constraints are updated and validated to ensure correct analysis.
3. Optimize and analyze QoR.	3.1 <u>QoR (Quality of Results) reports</u> are generated after synthesis. 3.2 Area, timing, and power reports are analyzed according to design goals. 3.3 <u>Design optimization techniques</u> are applied to improve QoR. 3.4 Optimization results are verified against project requirements. 3.5 Final QoR reports are reviewed and documented.

4. Analyze timing fundamentals.	4.1 <u>Timing paths and clock relationships</u> are identified from the design. 4.2 Setup time, hold time, clock skew, and clock latency are analyzed. 4.3 <u>Critical paths and timing violations</u> are identified from timing reports. 4.4 Timing calculations are interpreted according to design requirements. 4.5 Timing analysis results are reviewed before optimization.
5. Perform static timing analysis (STA).	5.1 Static Timing Analysis (STA) is performed using the appropriate EDA tool. 5.2 Timing reports are generated and analyzed for design verification. 5.3 Setup and hold violations are identified from STA reports. 5.4 <u>Timing exceptions</u> are verified and applied where required. 5.5 STA results are validated to ensure timing requirements are achieved.
6. Apply timing closure techniques.	6.1 <u>Timing violations</u> are identified from synthesis and STA reports. 6.2 Timing optimization techniques are applied to improve design performance. 6.3 Design constraints are refined to achieve timing closure. 6.4 Timing analysis is repeated to verify optimization results. 6.5 Final design is validated after successful timing closure.

Range of Variables

Variable	Range
	May include but not limited to:
1. RTL design and technology libraries	1.1 RTL Source Files 1.2 Standard Cell Libraries 1.3 Technology Libraries 1.4 Liberty (.lib) Files 1.5 Design Files 1.6 Constraint Files
2. Synthesis issues	2.1 Timing Violations 2.2 Unmapped Logic 2.3 Constraint Violations 2.4 Library Errors 2.5 RTL Coding Issues 2.6 Optimization Warnings
3. Timing constraints	3.1 SDC File 3.2 Clock Constraints 3.3 Input Delay Constraints 3.4 Output Delay Constraints 3.5 Timing Exceptions

	3.6 Design Constraints
4. Constraint violations and errors	4.1 Setup Violations 4.2 Hold Violations 4.3 Unconstrained Paths 4.4 Clock Definition Errors 4.5 Constraint Conflicts 4.6 Timing Warnings
5. QoR (Quality of Results) reports	5.1 Area Report 5.2 Timing Report 5.3 Power Report 5.4 QoR Summary Report 5.5 Utilization Report 5.6 Optimization Report
6. Design optimization techniques	6.1 Area Optimization 6.2 Timing Optimization 6.3 Power Optimization 6.4 Logic Optimization 6.5 Gate Sizing 6.6 Buffer Insertion
7. Timing paths and clock relationships	7.1 Data Path 7.2 Clock Path 7.3 Launch Clock 7.4 Capture Clock 7.5 Critical Path 7.6 Clock Domain
8. Critical paths and timing violations	8.1 Critical Path 8.2 Setup Violation 8.3 Hold Violation 8.4 Slack Violation 8.5 Unconstrained Path 8.6 Timing Exceptions
9. Timing exceptions	9.1 False Path 9.2 Multi-Cycle Path 9.3 Clock Groups 9.4 Input Delay Exception 9.5 Output Delay Exception 9.6 Disable Timing
10. Timing violations	10.1 Setup Violations 10.2 Hold Violations 10.3 Negative Slack 10.4 Critical Paths 10.5 Clock Violations 10.6 Constraint Violations

Curricular Content Guide

1. Underpinning knowledge	1.1 Principles of logic synthesis, technology libraries, gate-level netlist generation. 1.2 Timing constraint development using SDC and timing exceptions. 1.3 Fundamentals of Quality of Results (QoR), including area, timing, power, and optimization trade-offs. 1.4 Timing analysis concepts and critical paths. 1.5 Principles and methodology of Static Timing Analysis (STA) and timing report interpretation. 1.6 Techniques for identifying and resolving timing violations through optimization and constraint refinement. 1.7 Timing closure methodologies, iterative optimization, and final design validation before physical implementation.
2. Underpinning skills	2.1 Executing logic synthesis using RTL designs, technology libraries, and EDA tools 2.2 Creating, verifying, and debugging timing constraints for accurate analysis 2.3 Analyzing and optimizing Quality of Results (QoR) for area, timing, and power 2.4 Applying timing fundamentals including setup, hold, clock skew, and latency analysis 2.5 Performing Static Timing Analysis (STA) and interpreting timing reports 2.6 Applying timing optimization and timing closure techniques to improve design performance 2.7 Reviewing synthesis, STA, and QoR reports to ensure design readiness for physical implementation
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, sub-ordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Specifications and work instructions 4.3 Learning materials 4.4 Tools and equipment

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 executed logic synthesis flow. 1.2 created and debug timing constraints. 1.3 optimized and analyzed QoR. 1.4 analyzed timing fundamentals. 1.5 performed static timing analysis (STA). 1.6 applied timing closure techniques.
2. Methods of assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/ training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: CARRY OUT PHYSICAL DESIGN IMPLEMENTATION	Nominal Duration: 52 hrs.	Unit Code: SICIP-SCD-APDP-03-O
Unit Descriptor: This unit covers the knowledge, skills and attitudes required to carry out physical design implementation. It specifically includes the tasks of performing floor planning and power planning, performing placement and congestion analysis, performing clock tree synthesis (CTS), performing routing and physical optimization, performing extraction and parasitic analysis and preparing final GDSII database.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Perform floor planning and power planning.	1.1 Design netlist, technology libraries, and floorplan constraints are prepared. 1.2 Core area, I/O placement, and macro locations are defined according to design requirements. 1.3 Power rings, power straps, and <u>power distribution network</u> are created. 1.4 Floorplan is verified for area utilization and design feasibility. 1.5 Floor planning and power planning reports are reviewed before placement.
2. Perform placement and congestion analysis.	2.1 Standard cells are placed according to floorplan constraints. 2.2 <u>Placement quality</u> is analyzed for utilization and timing requirements. 2.3 <u>Congestion hotspots</u> are identified using placement reports. 2.4 Placement optimization is performed to reduce congestion and improve timing. 2.5 Placement results are verified before clock tree synthesis.
3. Perform clock tree synthesis (CTS).	3.1 <u>Clock tree synthesis</u> is configured according to design constraints. 3.2 Clock networks are generated using the appropriate EDA tool. 3.3 Clock skew, latency, and insertion delay are analyzed. 3.4 <u>CTS optimization</u> is performed to improve clock distribution. 3.5 CTS reports are reviewed and validated before routing.
4. Perform routing and physical optimization.	4.1 Global and detailed routing are performed according to design requirements. 4.2 Routing violations and design rule issues are identified

	and corrected. 4.3 <u>Physical optimization techniques</u> are applied to improve timing and routing quality. 4.4 Post-routing timing and design quality are verified. 4.5 Routing reports are reviewed before sign-off analysis.
5. Perform extraction and parasitic analysis.	5.1 RC extraction is performed using the appropriate EDA tool. 5.2 <u>Parasitic data</u> is generated and verified for accuracy. 5.3 Extracted data is analyzed to evaluate timing impact. 5.4 Timing is revalidated using extracted parasitic information. 5.5 Extraction reports are reviewed before final database generation.
6. Prepare final GDSII database.	6.1 <u>Final physical design</u> is verified for design rule and layout compliance. 6.2 Sign-off checks are completed according to project requirements. 6.3 GDSII database is generated using the approved design flow. 6.4 Generated GDSII files and sign-off reports are verified for completeness. 6.5 Final design database is prepared for tape-out and project delivery.

Range of Variables

Variable	Range
	May include but not limited to:
1. Power distribution network	1.1 Power Rings 1.2 Power Straps 1.3 Power Grid 1.4 VDD Network 1.5 VSS Network 1.6 Power Pads
2. Placement quality	2.1 Area Utilization 2.2 Timing Performance 2.3 Cell Density 2.4 Wirelength 2.5 Placement Efficiency 2.6 QoR Metrics
3. Congestion hotspots	3.1 Routing Congestion 3.2 Congestion Map 3.3 High-Density Areas 3.4 Overflow Regions 3.5 Placement Reports 3.6 Congestion Reports
4. Clock tree synthesis	4.1 Clock Constraints

	4.2 CTS Constraints 4.3 Clock Buffers 4.4 Clock Gates 4.5 Clock Tree Specification 4.6 Skew Targets
5. CTS optimization	5.1 Buffer Insertion 5.2 Clock Balancing 5.3 Skew Optimization 5.4 Latency Optimization 5.5 Transition Optimization 5.6 Clock Tree Repair
6. Physical optimization techniques	6.1 Timing Optimization 6.2 Buffer Insertion 6.3 Cell Resizing 6.4 Routing Optimization 6.5 Congestion Optimization 6.6 ECO Optimization
7. Parasitic data	7.1 SPEF File 7.2 DSPF File 7.3 RSPF File 7.4 Resistance Data 7.5 Capacitance Data 7.6 Coupling Capacitance
8. Final physical design	8.1 Design Rule Check (DRC) 8.2 Layout Versus Schematic (LVS) 8.3 Antenna Check 8.4 Density Check 8.5 Physical Verification

Curricular Content Guide

1. Underpinning knowledge	1.1 Fundamentals of physical design implementation. 1.2 Principles of floorplanning, macro placement, I/O planning. 1.3 Cell placement methodologies and timing-driven placement techniques. 1.4 Clock Tree Synthesis (CTS) concepts and clock optimization. 1.5 Routing techniques, physical optimization, design rule checking (DRC). 1.6 Physical verification, sign-off checks, DRC/LVS compliance, and GDSII generation for tape-out. 1.7 Interpretation of implementation reports, sign-off reports.
2. Underpinning skills	2.1 Applying floor planning and power planning techniques for physical design implementation 2.2 Performing standard cell placement and congestion

	analysis to optimize layout quality 2.3 Performing RC extraction and parasitic analysis to validate post-layout timing 2.4 Analyzing timing, congestion, and routing reports to identify and resolve design issues 2.5 Applying physical design optimization techniques to achieve timing closure and design rule compliance 2.6 Reviewing physical design reports and preparing the final database for project delivery
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in workplace 3.8 Good relationships with peers, sub-ordinates and seniors in workplace
4. Resource implications	Following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning manual 4.3 Job specifications and work instructions

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 performed floor planning and power planning. 1.2 performed placement and congestion analysis. 1.3 performed clock tree synthesis (CTS). 1.4 performed routing and physical optimization. 1.5 performed extraction and parasitic analysis. 1.6 prepared final GDSII database.
2. Methods of assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/ training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: PERFORM PHYSICAL VERIFICATION AND SIGNOFF	Nominal Duration: 24 hrs.	Unit Code: SICIP-SCD-APDP-04-O
Unit Descriptor: This unit of competency covers the knowledge, skills and attitudes required to perform physical verification and signoff. It specifically includes the tasks of performing DRC and LVS verification, performing signoff checks, analyzing power components, analyzing signal integrity and reliability and reviewing signoff results.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Perform DRC and LVS verification.	1.1 <u>Design rule checking (DRC)</u> is performed using the appropriate physical verification tool. 1.2 Layout Versus Schematic (LVS) verification is executed to confirm layout accuracy. 1.3 DRC and LVS violations are identified from verification reports. 1.4 Verification errors are analyzed and corrected according to design requirements. 1.5 DRC and LVS results are validated before signoff.
4. Perform signoff checks.	2.1 <u>Signoff verification flow</u> is executed according to project requirements. 2.2 Timing, physical verification, and reliability reports are reviewed. 2.3 <u>Signoff criteria</u> are verified against design specifications. 2.4 Outstanding violations are identified and resolved before signoff. 2.5 Final signoff status is confirmed for tape-out readiness.
3. Analyze power components.	3.1 Dynamic and leakage power reports are generated using the appropriate EDA tool. 3.2 <u>Power consumption and distribution</u> are analyzed against design targets. 3.3 IR drop and power integrity issues are identified and evaluated. 3.4 <u>Power optimization opportunities</u> are identified based on analysis results. 3.5 Power analysis results are verified before final signoff.
4. Analyze signal integrity and reliability.	4.1 <u>Signal integrity analysis</u> is performed to identify crosstalk and noise issues. 4.2 Reliability checks are conducted for electromigration (EM) and IR drop. 4.3 Signal integrity and reliability violations are analyzed

	and documented. 4.4 <u>Corrective actions</u> are applied to improve design reliability. 4.5 Analysis results are verified to ensure signoff requirements are achieved.
5. Review signoff results.	5.1 <u>Signoff reports</u> are reviewed for completeness and accuracy. 5.2 Design quality is evaluated against project specifications and signoff criteria. 5.3 Outstanding issues are identified and resolved before design release. 5.4 Final verification reports are documented and approved. 5.5 <u>Signoff package</u> is prepared for tape-out and project delivery.

Range of Variables

Variable	Range May include but not limited to:
1. Design rule checking (DRC)	1.1 DRC Tool 1.2 Design Rules 1.3 Verification Report 1.4 Rule Violations 1.5 Error Markers
2. Signoff verification flow	2.1 Signoff Flow 2.2 Verification Process 2.3 EDA Tool 2.4 Project Requirements 2.5 Verification Checklist
3. Signoff criteria	3.1 Design Specifications 3.2 Signoff Criteria 3.3 Timing Constraints 3.4 Physical Constraints 3.5 Verification Standards
4. Power consumption and distribution	4.1 Dynamic Power 4.2 Leakage Power 4.3 Total Power 4.4 Power Distribution Network (PDN) 4.5 Power Density 4.6 Power Budget
5. Power optimization opportunities	5.1 Clock Gating 5.2 Multi-Vt Optimization 5.3 Cell Sizing 5.4 Power Gating 5.5 Buffer Optimization 5.6 Logic Optimization

6. Signal integrity analysis	6.1 Crosstalk Analysis 6.2 Noise Analysis 6.3 Signal Integrity Report 6.4 Delay Analysis 6.5 Glitch Analysis 6.6 Switching Noise
7. Corrective actions	7.1 Buffer Insertion 7.2 Shielding 7.3 Cell Resizing 7.4 Routing Optimization 7.5 Power Grid Optimization 7.6 ECO Fixes
8. Signoff reports	8.1 STA Report 8.2 DRC Report 8.3 LVS Report 8.4 Power Report 8.5 Signal Integrity Report 8.6 EM/IR Report
9. Signoff package	9.1 GDSII File 9.2 Netlist 9.3 SPEF File 9.4 SDC File 9.5 Signoff Reports 9.6 Tape-Out Documentation

Curricular Content Guide

1. Underpinning knowledge	1.1 Principles of physical verification, including Design Rule Checking (DRC) and Layout Versus Schematic (LVS) verification. 1.2 Sign-off verification flow, criteria, and tape-out readiness requirements in ASIC physical design. 1.3 Power analysis concepts and power integrity. 1.4 Signal integrity fundamentals and reliability verification. 1.5 Methods for identifying, analyzing, and resolving DRC, LVS, timing, power, and reliability violations. 1.6 Interpretation of physical verification, timing, power, and reliability reports using EDA sign-off tools. 1.7 Procedures for reviewing, validating, and documenting final sign-off results and verification reports.
2. Underpinning skills	2.1 Performing DRC and LVS verification to ensure layout accuracy and design compliance 2.2 Executing signoff verification procedures according to project requirements 2.3 Analyzing power consumption, IR drop, leakage, and power integrity reports 2.4 Performing signal integrity and reliability analysis.

	2.5 Applying corrective actions to improve power, timing, and design reliability 2.6 Validating final verification results to ensure tape-out readiness 2.7 Preparing signoff documentation and verification packages for final project delivery
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, subordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning manual 4.3 Specifications and work instructions

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 performed DRC and LVS verification. 1.2 performed signoff checks. 1.3 analyzed power components. 1.4 analyzed signal integrity and reliability. 1.5 reviewed signoff results.
2. Methods of assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/ training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: EXECUTE ADVANCED DESIGN AND VERIFICATION TECHNIQUES	Nominal Duration: 24 hrs.	Unit Code: SICIP-SCD-APDP-05-O
Unit Descriptor: This unit of competency covers the knowledge, skills and attitudes required to execute advanced design and verification techniques. It specifically includes the tasks of applying low-power design techniques, applying formal DFT and ATPG concepts, applying formal verification and assertion basics, performing LEC and formal debug, applying advanced flow optimization concepts and interpreting HLS fundamentals.		

Elements and Performance Criteria

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Apply low-power design techniques.	1.1 <u>Low-power design requirements</u> are identified from the design specification. 1.2 Power intent is applied using appropriate <u>low-power design methodology</u> . 1.3 Clock gating, power gating, and multi-voltage techniques are implemented where required. 1.4 Low-power design reports are analyzed to verify power optimization. 1.5 Low-power implementation is validated against project requirements.
2. Apply DFT and ATPG concepts.	2.1 <u>DFT requirements</u> are identified according to design specifications. 2.2 Scan chains and test structures are incorporated into the design. 2.3 <u>ATPG tools and patterns</u> are generated using the appropriate EDA tool. 2.4 Test coverage and fault reports are analyzed to evaluate design quality. 2.5 DFT implementation results are verified before signoff.
3. Apply formal verification and assertion basics.	3.1 <u>Formal verification objectives and design properties</u> are identified. 3.2 Assertions are developed according to functional requirements. 3.3 <u>Formal verification tools</u> are used to verify design behavior. 3.4 Verification failures are analyzed and corrected. 3.5 Formal verification results are reviewed and documented.
4. Perform LEC and formal debug.	4.1 Logical Equivalence Checking (LEC) is performed between RTL and synthesized netlist. 4.2 LEC reports are analyzed to identify equivalence

	mismatches. 4.3 <u>Non-equivalent logic and verification issues</u> are debugged systematically. 4.4 Design corrections are applied and revalidated using LEC. 4.5 Final LEC results are reviewed before design signoff.
5. Apply advanced flow optimization concepts.	5.1 <u>Design flow bottlenecks</u> and optimization opportunities are identified. 5.2 Advanced optimization techniques are applied to improve timing, area, and power. 5.3 Design reports are analyzed to evaluate optimization results. 5.4 <u>Flow parameters</u> are refined to improve implementation quality. 5.5 Optimized design results are verified against project objectives.
6. Interpret HLS fundamentals.	6.1 High-Level Synthesis (HLS) concepts and design flow are interpreted. 6.2 <u>C/C++-based design descriptions</u> are related to RTL implementation. 6.3 HLS optimization directives and constraints are identified. 6.4 HLS-generated RTL outputs and reports are interpreted. 6.5 HLS applications and limitations are explained in the ASIC design flow.

Range of Variables

Variable	Range
	May include but not limited to:
1. Low-power design requirements	1.1 Power Budget 1.2 Power Targets 1.3 Performance Requirements 1.4 Area Constraints 1.5 Battery Life Requirements 1.6 Low-Power Specifications
2. Low-power design methodology	2.1 UPF (Unified Power Format) 2.2 CPF (Common Power Format) 2.3 Power Domains 2.4 Power States 2.5 Isolation Strategy 2.6 Retention Strategy
3. DFT requirements	3.1 Scan Test 3.2 Boundary Scan 3.3 Built-In Self-Test (BIST) 3.4 ATPG Requirements 3.5 Fault Coverage Targets 3.6 Test Specifications

4. ATPG tools and patterns	4.1 Synopsys TestMAX 4.2 Siemens Tessent 4.3 Cadence Modus 4.4 Stuck-at Patterns 4.5 Transition Fault Patterns 4.6 Scan Patterns
5. Formal verification objectives and design properties	5.1 Functional Equivalence 5.2 Design Properties 5.3 Safety Properties 5.4 Liveness Properties 5.5 Design Constraints 5.6 Verification Objectives
6. Formal verification tools	6.1 Synopsys VC Formal 6.2 Cadence JasperGold 6.3 Siemens Questa Formal 6.4 OneSpin 360 DV 6.5 Formality 6.6 Verix
7. Non-equivalent logic and verification issues	7.1 Logic Mismatch 7.2 Missing Logic 7.3 Signal Mapping Errors 7.4 Constraint Issues 7.5 RTL Coding Errors 7.6 Netlist Errors
8. Design flow bottlenecks	8.1 Timing Bottlenecks 8.2 Area Bottlenecks 8.3 Power Bottlenecks
9. Flow parameters	9.1 Timing Constraints 9.2 Placement Parameters 9.3 CTS Parameters 9.4 Routing Parameters 9.5 Optimization Settings 9.6 Power Constraints
10. C/C++-based design descriptions	10.1 C Language 10.2 C++ Language 10.3 Functions 10.4 Loops 10.5 Arrays 10.6 Data Types

Curricular Content Guide

1. Underpinning knowledge	1.1 Fundamentals of low-power VLSI design and power optimization methodologies. 1.2 Design for Testability (DFT) concepts, scan chain architecture. 1.3 Principles of formal verification, assertion-based
---------------------------	--

	verification (ABV), and property checking techniques. 1.4 Logical Equivalence Checking (LEC) concepts, RTL-to-netlist equivalence verification. 1.5 Advanced optimization techniques for improving timing, area, power. 1.6 Interpretation of EDA reports related to power, DFT, formal verification, LEC, and design optimization. 1.7 Fundamentals of High-Level Synthesis (HLS).
2. Underpinning skills	2.1 Applying low-power design techniques to optimize power consumption and efficiency 2.2 Implementing DFT and ATPG concepts to improve design testability and fault coverage 2.3 Applying formal verification and assertion techniques to validate functional correctness 2.4 Performing Logical Equivalence Checking (LEC) and systematic formal debugging 2.5 Applying advanced flow optimization techniques for timing, area, and power improvement 2.6 Understanding HLS optimization directives, generated RTL outputs, and design reports 2.7 Validating advanced design implementations against project requirements and signoff criteria
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, subordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning materials 4.3 Specifications and work instructions

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 applied low-power design techniques. 1.2 applied DFT and ATPG concepts. 1.3 applied formal verification and assertion basics. 1.4 performed LEC and formal debug. 1.5 applied advanced flow optimization concepts.
-----------------------------------	---

	1.6 interpreted HLS fundamentals.
2. Methods of assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

Unit of Competency: PERFORM RTL-TO-GDSII PHYSICAL DESIGN PROJECT	Nominal Duration: 32 hrs.	Unit Code: SICIP-SCD-APDP-06-O
Unit Descriptor: This unit of competency covers the knowledge, skills and attitudes required to perform RTL-to-GDSII physical design project. It specifically includes the tasks of planning RTL-to-GDSII implementation, executing the complete physical design flow, validating design quality and signoff results, preparing project documentation and deliverables, presenting and defend design work.		

Elements and Performance Criteria:

(Terms in the performance criteria that are written in **bold and underlined** are elaborated in the range of variables).

Elements of Competency	Performance Criteria
1. Plan RTL-to-GDSII implementation.	1.1 Project requirements and design specifications are reviewed before implementation. 1.2 Design flow, milestones, and implementation tasks are planned according to project objectives. 1.3 Required <u>EDA tools, technology libraries, and design resources</u> are prepared. 1.4 Project constraints, timelines, and deliverables are identified and documented. 1.5 <u>Project plan</u> is reviewed and approved before implementation.
2. Execute the complete physical design flow.	2.1 RTL design is synthesized according to project requirements. 2.2 Floor planning, placement, clock tree synthesis, routing, and physical optimization are performed. 2.3 Physical verification and timing analysis are conducted throughout the implementation process. 2.4 <u>Design issues</u> are identified and resolved during implementation. 2.5 <u>Final GDSII database</u> is generated following successful design implementation.
3. Validate design quality and signoff results.	3.1 Timing, power, area, and physical verification reports are reviewed. 3.2 DRC, LVS, STA, and <u>signoff results</u> are validated against project requirements. 3.3 <u>Design quality metrics</u> are evaluated to ensure implementation objectives are achieved. 3.4 Outstanding design issues are corrected before final approval. 3.5 Final design is verified for tape-out readiness.

4. Prepare project documentation and deliverables.	4.1 Project reports and technical documentation are prepared using standard formats. 4.2 Design files, scripts, reports, and signoff results are compiled for submission. 4.3 Project activities, implementation results, and design decisions are documented. 4.4 Final deliverables are reviewed for completeness and accuracy. 4.5 <u>Project documents</u> are submitted according to organizational requirements.
5. Present and defend design work.	5.1 Project objectives, design methodology, and implementation flow are presented clearly. 5.2 Design decisions and implementation results are explained using technical evidence. 5.3 <u>Questions and technical feedback</u> are addressed professionally. 5.4 Design improvements and lessons learned are discussed during the presentation. 5.5 Final project presentation is completed according to assessment requirements.

Range of Variables

Variable	Range May include but not limited to:
1. EDA tools, technology libraries, and design resources	1.1 Cadence Innovus 1.2 Cadence Genus 1.3 Synopsys Design Compiler 1.4 Standard Cell Libraries 1.5 Technology Files 1.6 Design Workstation
2. Project plan	2.1 Project Schedule 2.2 Resource Plan 2.3 Task List 2.4 Implementation Plan 2.5 Review Checklist 2.6 Approval Record
3. Design issues	3.1 Timing Violations 3.2 DRC Violations 3.3 LVS Errors 3.4 Congestion Issues 3.5 Power Integrity Issues 3.6 Routing Violations
4. Final GDSII database	4.1 GDSII File 4.2 Tape-Out Database 4.3 Sign-off Reports 4.4 Final Netlist

	4.5 SPEF File 4.6 Design Database
5. Signoff results	5.1 DRC Results 5.2 LVS Results 5.3 STA Results 5.4 Signal Integrity Results 5.5 EM/IR Analysis Results 5.6 Sign-off Checklist
6. Design quality metrics	6.1 Timing Closure 6.2 Area Utilization 6.3 Power Consumption 6.4 Worst Negative Slack (WNS) 6.5 Total Negative Slack (TNS) 6.6 QoR (Quality of Results)
7. Project documents	7.1 Submission Package 7.2 Approval Documents 7.3 Delivery Checklist 7.4 Project Archive 7.5 Release Notes 7.6 Handover Documents
8. Questions and technical feedback	8.1 Technical Questions 8.2 Design Review Comments 8.3 Clarification Requests 8.4 Improvement Suggestions 8.5 Assessment Feedback 8.6 Reviewer Recommendations

Curricular Content Guide

1. Underpinning knowledge	1.1 Identify RTL-to-GDSII ASIC design flow, project lifecycle, and implementation methodology. 1.2 Project planning principles and deliverables. 1.3 Use of EDA tools, technology libraries, design constraints. 1.4 Physical design implementation concepts and physical verification. 1.5 Design quality metrics, sign-off criteria. 1.6 Technical documentation standards for design reports. 1.7 Principles of technical presentation, design review, and evidence-based communication.
2. Underpinning skills	2.1 Planning RTL-to-GDSII implementation activities based on project requirements and design specifications 2.2 Preparing EDA tools, technology libraries, and design resources for implementation 2.3 Executing the complete ASIC physical design flow from synthesis to GDSII generation 2.4 Applying physical verification, timing analysis, and

	design optimization techniques 2.5 Validating timing, power, area, DRC, LVS, STA, and signoff results against project requirements 2.6 Preparing technical documentation, design reports, scripts, and project deliverables 2.7 Presenting and defending design methodology, implementation results, and technical decisions.
3. Underpinning attitudes	3.1 Commitment to occupational health and safety 3.2 Promptness in carrying out activities 3.3 Sincerity and honesty to duties 3.4 Environmental concerns 3.5 Eagerness to learn 3.6 Tidiness and timeliness 3.7 Respect for rights of peers and seniors in the workplace 3.8 Good relationships with peers, subordinates and seniors in the workplace
4. Resource implications	The following resources must be provided: 4.1 Workplace (simulated or actual) 4.2 Learning materials 4.3 Specifications and work instructions

Assessment Evidence Guide

1. Critical aspects of competency	Assessment must evidence that the candidate: 1.1 planned RTL-to-GDSII implementation. 1.2 executed the complete physical design flow. 1.3 validated design quality and signoff results. 1.4 prepared project documentation and deliverables. 1.5 presented and defended design work.
2. Methods of assessment	Methods of assessment should include: 2.1 Written test 2.2 Practical demonstration 2.3 Oral questioning 2.4 Portfolio (optional)
3. Context of assessment	3.1 Competency assessment must be done in an assessment/training center or in an actual or simulated work place after completion of the training. 3.2 Assessment should be done by a nationally certified assessor or occupation-specific industry expert.

END OF COMPETENCY STANDARD

Workshop/Lab Facility Standard

Course Name:	Advanced Physical Design Program: RTL to GDSII
Number of Trainees:	25

Course-wise Training Space:

- Computer Lab : 400 sft
- Workshop : 700-800 sft

Major Training Equipment and Training Facilities:

S.N.	Major Training Equipment and facilities	Required facilities
1.	Computer/Laptops	01
2.	Printer	01
3.	Multimedia projector	01
4.	High-performance Desktop/Laptop	25
5.	EDA Software Licenses (Floating/User Licenses)	25
6.	Linux Operating System	25
7.	Central EDA License Server	01
8.	Central File/Storage Server (NAS/Server)	01
9.	Gigabit Network Switch (48-Port)	01
10.	Enterprise Router	01
11.	RTL Simulation Environment	02
12.	Static Timing Analysis (STA) Tool	25
13.	Physical Design Tool	25
14.	Physical Verification (DRC/LVS) Tool	25
15.	Power & Signal Integrity Analysis Tool	25
16.	Formal Verification Tool	25
17.	Version Control Server (Git)	01
18.	Laser Pointer	01

The following conditions must be fulfilled –

- The institute shall not use the same facilities for any other projects/organizations offering a similar course.
- The institute must provide sufficient evidence to prove ownership of the proposed training equipment.

The list denotes the minimum training equipment and facility required to effectively conduct training for a specific course. Additionally, the institute must ensure that all other necessary training tools, equipment, and furniture are available to meet the requirement of competency standards (CS) provided by SICIP.

For the operation of training course on Advanced Physical Design Program: RTL to GDSII, the institute must ensure the availability of at least 80% of the major training equipment and training facilities (according to the CS) to be eligible for SICIP training delivery. If the score is below 80%, the remaining equipment and facilities need to be installed before the commencement of the training.

The institute will also provide all other hand tools and power tools as per CS for 25 trainees. Also, they will arrange adequate seating arrangement and classroom setup for the 25 trainees.